| Feature Story
Enhancing Power Supply
Rejection Ratio for Low-Jitter Clocks
With jitter budgets tightening, advanced mixed-signal clocking ICs are on the front line of these design issues. Let’s examine the primary sources of power supply noise, why some timing circuits are sensitive to power supply noise and how to minimize the impact of noise in jitter-sensitive applications.